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Analysis and Application of a Novel Model for 
Estimating Power Dissipation of Optical 
Interconnections as a Function of 
Transmission Bit Error Rate 
Mikio Yoneyama, Member, ZEEE, Kiyoto Takahata, Taiichi Otsuji, Member, ZEEE, 
and Yukio Akazawa. Menzber. ZEEE 
Abstruct- This paper proposes a novel model for estimating 
power dissipation of opticdelectrical interconnections as a func- 
tion of transmission bit error rate. This model is applied to a 
simplified optoelectronic transmitter and receiver configuration 
in which a photodetector is directly connected to the decision 
circuit. It is analytically verified that this configuration can 
achieve error-free operation with low power under practical 
operating conditions. A comparison between optical and elec- 
trical interconnections based on this simplified configuration is 
performed. This result shows the interconnection length and bit 
rate at which optical interconnection is superior in terms of power 
dissipation to electrical interconnection. Only optical interconnec- 
tions achieve error-free operation with 40 mW power dissipation 
at a transmission bit rate of 10 Gb/s and an interconnection length 
over 7 m. 
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Noise amplitude at logic levels "1" and 
"0" 
Decision sensitivity 
Reference level of decision circuit 
Process standard deviation of Vref 
Drive current of coaxial cable at logic 
level "1" 
Process standard deviation of I1 
Drive current of coaxial cable at logic 
level "0" 
Process standard deviation of 1, 
Coaxial cable length 
Reflection coefficient in electrical 
interconnections 
Matching resistance 
Process standard deviation of R, 
Extra loss due to clock skew in optical 
interconnections 
Attenuation coefficient in electrical 
interconnections 
I. INTRODUCTION 
S SYSTEM data rates and complexities increase, faster A and denser signal interconnections at all levels of sys- 
tems, boards, and LSI's are required. Electrical interconnec- 
tions require coaxial cables with higher transmission bit rates. 
However, it has been generally recognized that systems will 
become impracticably huge with multiple interconnections 
using coaxial cables and that the connections will approach 
their length and density limits due to crosstalk and the skin 
effect. 
On the other hand, optical transmission techniques have 
matured with advances in low-loss optical fibers and photonic 
and electronic device technology, especially in the telecom- 
munications field. Recently, optical transmission techniques 
have been applied to signal interconnections [1]-[4]. All the 
advantages, such as highly dense connections, no signal distor- 
tion, no crosstalk, high coherence, and ultrawide bandwidth, 
provide strong motivation to further study optical interconnec- 
tions. Some unique optical interconnection techniques such as 
wavelength-division multiplexing (WDM) 151-[7] and three- 
dimensional integration have been proposed 181-1 101, and 
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many attempts at optical interconnection based on both system 
levels and device levels have been reported [ 1114 141. These 
optical interconnections will greatly increase the speed and 
density of connections. To accelerate the progress in optical 
interconnection techniques, consensus at all levels of systems 
and devices is needed. Therefore, methodology to quantita- 
tively evaluate the performance of interconnection systems 
is very important. In this case, power dissipation should be 
considered because it is the major target in improving optical 
interconnections. Several performance estimation methods and 
comparisons between optical and electrical interconnections 
have been reported [15]-[19]. However, only a few studies 
have considered temperature fluctuation factors [ 181, and no 
attempt has been made to estimate power dissipation as a 
way to achieve error-free operation under practical operating 
conditions. 
In this paper we first propose a novel model for estimat- 
ing the power dissipation of optical interconnections as a 
function of transmission bit error rate. We apply this model 
to a simplified optical transmitter and receiver in which 
a photodetector (PD) is directly connected to the decision 
circuit (DEC) [20], [21]. An analysis shows that this con- 
figuration can achieve error-free operation under practical 
operating conditions with low power dissipation. Second, 
we compare optical and electrical interconnections based on 
power considerations, confirming superior transmission bit 
rates and interconnection lengths for optical interconnections. 
Reduction of power dissipation owing to improvements in 
device characteristics is also quantitatively discussed. 
11. PD-DEC DIRECT CONNECTION 
FOR OPTICAL INTERCONNECTIONS 
The basic configuration of a transmitter and receiver which 
is widely used in optical fiber telecommunications systems 
is shown in Fig. l(a). To achieve error-free operation, a 
preamplifier, an auto temperature controller (ATC), an auto 
power controller (APC), and an auto offset controller (AOC) 
are required to compensate for signal loss and temperature 
fluctuations by long-haul transmission of over several 10 km. 
On the other hand, when optical techniques are applied to 
inter-board andor inter-LSI connections, such a complex con- 
figuration would not be acceptable because power dissipation, 
connection density, and cost become major concerns. Recently, 
a simplified interconnection system has been proposed 1201, 
[21] in which a PD is directly connected to a DEC, as 
shown in Fig. l(b). T. Z. Tsang demonstrated a 1 Gb/s 
direct free space interconnection of digital circuits [20]. Y. 
Uematsu et al. reported a 1.25 Gb/s four-channel optical 
connection with bit error rate performance [21]. For both 
cases, a transimpedance preamplifier was replaced with a 
load resistance and no compensation circuits were used. We 
call the simplified configuration shown in Fig. l(b) the “PD- 
DEC.” This PD-DEC is very attractive in terms of power 
dissipation and cost and will be applicable to interconnection 
systems. The threshold current and distinction ratio of the 
laser diode (LD) are the largest fluctuation factors in these 
systems. However, an excess bias and modulation current for 
LD Driver Fiber 
11 
(b) 
Fig. 1. Schematic diagram of optical-fiber communication systems: (a) Basic 
configuration of telecommunication systems and (b) PD-DEC and principal 
parameters. 
the LD may compensate for temperature fluctuations because 
the signal loss of optical fiber, including coupling loss, is 
only a few dB around 100 m transmission. To adopt this 
configuration in actual systems, the following issues must be 
addressed. 
1) Can the PD-DEC achieve error-free operation un- 
der practical operating conditions, such as process- 
dependent deviation of device characteristics (process 
deviation), temperature fluctuation, and noise? 
2) Can the PD-DEC achieve error-free operation with lower 
power dissipation than in the long-haul transmitter and 
receiver configuration? 
3 )  Can the PD-DEC compete with the configuration com- 
monly used in electrical interconnections in terms of 
power dissipation? 
Each of these issues are discussed in detail. 
ID. ANALYSIS OF POWER DISSIPATION FOR THE PD-DEC 
A. Modeling for Optical Interconnections 
In this section, we propose a model for optical interconnec- 
tions used to analyze the power dissipation of the PD-DEC. 
This model can calculate the power dissipation and thus lead to 
error-free operation under practical operating conditions, such 
as the process-dependent deviation of device characteristics, 
temperature fluctuation, and noise. 
As shown in Fig. l(b), active devices, such as a LD 
driver and a PD, dominate the total power dissipation of the 
transmitter and receiver. The power dissipation of the PD 
depends on the optical output power from the LD. Therefore, 
when the power of the LD driver is given, we can estimate the 
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total power dissipation of the PD-DEC. The power dissipation 
of the LD driver is estimated by calculating the LD drive 
current 1 ~ ~ 1 .  We calculate the ILD~ to achieve error-free 
operation. Parameters considered in the PD-DEC are shown in 
Fig. l(b). For comparison, a configuration using a preamplifier 
and its parameters are also shown in this figure. For simplicity, 
we assume the following. 
1) We are treating only single fan-idfan-out interconnec- 
2) The bandwidth of each device is much wider than the 
3) The transfer characteristics of each device have no 
- 
H 
0“ 
I l h (  
tions. 
bit rate. 
Signal levels at the input node 
of the decision circuit 
Fig. 2. 
and sensitivity Of the decision circuit. 
Relation between signal levels in front of the decision circuit, noise, 
signal-pattern dependence. 
4) Crosstalk is negligible. 
5 )  Clock signal is distributed to each decision circuit. 
6) Temperature-dependent deviation is regarded only for 
the LD threshold current I t h  and is introduced as I t h  = 
7) The bias current for the LD is set at a level higher by 
ILDO than I t h  at the highest temperature and remains 
above I t h  at any temperature. 
8) Total noise energy follows a Gaussian distribution and 
noise amplitudes at logic levels ‘1’ and ‘0’ are equal 
(on1 = ~ ~ 0 ) .  Shot noise, one of the noise sources, 
is proportional to optical power detected at a receiver. 
However, we consider shot noise for the maximum 
optical power at both logic levels for the worst case 
estimation. 
9) Process-dependent deviation in each process parameter 
is approximated by a Gaussian distribution. These de- 
viations include effects from both process-inherent and 
operating condition-dependent variations. 
10) Process-dependent standard deviations are simplified to 
be equal among all the parameters, and we introduce 
a single parameter b 
Io exp(T/To). 
b OLD ~ P D  
100 TLD TPD 
- - - -
(1) 
The maximum process-dependent deviation can be 
determined by screening. 
In order to judge error-free conditions, we calculate bit error 
rates (BER’s) at the decision circuit. We define a BER below 
a specific allowable value as an error-free condition. The BER 
can be calculated from decision sensitivity and signal and noise 
amplitude at the input node of the decision circuit. Fig. 2 shows 
the relation between these parameters at the input node of the 
ffR - f f I ~ ~ ~  - ~ I L D O  -- -- - 
R ILD~ ILDO 4- A I t h ’  
decision circuit. The BER is defined as the probability that 
the noise distribution will penetrate the opposite side of Vref. 
When a signal amplitude is sufficiently larger than the noise 
amplitude, the BER becomes smaller than the allowable value. 
However, we generally cannot ignore the signal deviation, de- 
cision sensitivity V,,,, or deviations in the reference level oref. 
Therefore, the signal amplitude from which the penalty due to 
deviation factors and the decision sensitivity are subtracted 
should be considered. When this effective signal amplitude 
is sufficiently larger than the effective decision sensitivity 
and noise amplitude, error-free operation is achieved. The 
values for effective signal amplitude, coupling efficiency, and 
individual device efficiency give the LD drive current . 
We analyze the total power dissipation of the PD-DEC using 
the ILD~ in the next section. 
B. Analysis 
The optical output levels from the LD deviate and the 
extinction ratio decreases with increasing temperature. There- 
fore, we must consider VI = Q ~ / L D T ~ D R I L D ~  and Vi = 
a r / L D r p D R ( A I t h  + 1 ~ ~ 0 )  to be the logic levels “1” and “0”. 
Here, VI means the effective logic level “1” at the highest 
temperature and Vo means the effective logic level “0” at 
the lowest temperature. Process-dependent deviations in these 
levels, 0 ~ 1  and ova, related to all process-dependent devia- 
tions, can also be approximated by a Gaussian distribution, 
and are given by (2-1) and (2-2) shown at the bottom of 
the page (see Appendix) where qt is the total efficiency: 
vt = Q ~ / L D ~ ~ D .  When these process-dependent deviations 
are restricted by screening within k times of each standard 
deviation, the effective signal amplitude V&ff is expressed as 
(3) Voeff = (Vl - kffv1) - (VO + kffvo). 
For error-free operation, the effective signal amplitude V&ff 
must be sufficiently larger than the effective decision sensitiv- 
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ity and noise amplitude. V&ff must satisfy (4) 
Vies 2 Ken + 2karef + &(an1 + ono). (4) 
The first and second terms on the right-hand side represent 
the effective sensitivity of the decision circuit. The third 
term is the noise contribution. The parameter Q represents 
the relation between a BER and a signal-to-noise ratio. The 
relation between Q and the BER is represented by BER = 
1 / 2  Erfc[&/&] and Q M 8.5 when BER = In this 
paper, we define a BER of < as the error-free condition. 
From (1) to (4) the relation between the LD drive current I L D ~  
and load resistance of PD, R, is obtained as 
50 + kb 
ILDI 2 ~ (ILDO + AIth) 50 - kb 
2QIn + K e n  + 2koref + 
v t p  - $+) %(I-  8 ) R  
where I, is the equivalent input noise current when 
is assumed. This gives the minimum LD drive current required 
for error-free operation. The first term on the right-hand side 
represents the decrease in the extinction ratio due to process 
deviations and art,, the second term is the noise contribution, 
and the third term represents the effective sensitivity of the 
decision circuit. If a transimpedance amplifier is adopted, R 
is replaced by the transimpedance gain 2,. 
In the PD-DEC, the LD driver and PD dominate the total 
power dissipation of the transmitter and receiver. The total 
power dissipation can be obtained by summing the power 
dissipation of the two. Power dissipation of the transmitter 
Pt is obtained as 
where Vd, is the bias voltage for the driver. The total power 
dissipation of the receiver P, is obtained as 
where VPD is the bias voltage for the PD. Therefore, power 
dissipation of the transmitter and receiver required for error- 
free operation is calculated using (5) to (7). In the preamplifier 
configuration, the total power dissipation can be determined by 
adding the power dissipation of the preamplifier to (7). 
C Power Dissipation Versus Transmission Bit Rate 
The PD-DEC was compared to the amplifier configuration 
taking power and bandwidth into consideration. The parame- 
ters we used are listed in Table I, which were determined by 
referring to devices operating in 10 Gbls transmission systems 
and typical optical devices for long wavelength transmission. 
The rlt is a product of an ~ L D  of 0.2 WIA, an a of 70%, and 
an q p ~  of 0.7 A/W. Each process-deviation is restricted within 
9% (= 3 k )  from the mean value. The results are shown in Fig. 
3. The bandwidth of the PD-DEC was calculated from the time 
constant determined by the parasitic capacitance of the PD 
(CPD: including the gate capacitance of the DEC) and the load 
resistance R. The maximum transmission bit rate is defined as 
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TABLE I 
parameter value 
Total Efficiency V l  0 1  
Process Std Deviation b % 3 
k 3 
Total Noise Current In FA 
Decision Sensitivity VSC" mV 40 [231 
Vref Std. Deviation d ~ f  mV 10 
LD Dnve Current ILDO mA 1 0  
5 [221 
10 @30c LD Threshold Current Irh rnA 
Characteristic Temperature T K 50 ~ 4 1 -  
Tempenmre To "c 0-80 
Bias Voltage for Driver V d r  V 3 
Bias Voltage for PD V P D  V 2 
50 
10 F 
.- E 600 1 
s 2oo 
E 
v 1000 
6 800 .- 
c.' 
U) 
.% 400 n 
L 
0 
a 0 100 200 300 400 500 
Transimpedance Zt, Load Resistance R (Q) 
Fig. 3.  Comparison between the PD-DEC and the preamplifier configuraaon. 
( 4 C p ~ R ) ~ l .  A C ~ D  of 0.1 pF was assumed (A PD with 20 
pm diameter and 2 pm thickness, and a MESFET with 50 pm 
gate width at the input node of the DEC were assumed). The 
power dissipation of the preamplifier was estimated by SPICE 
simulation for a GaAs preamplifier 1171 at a fixed bandwidth 
of 10 GHz. The minimum dissipated power required for error- 
free operation is plotted as a function of transmission bit rate 
using total efficiency as a parameter. The PD-DEC reduces 
power dissipation to below 350 mW in the region of R > 50 
0, which is less than half that of the amplifier configuration. 
The value of ILDI for R = 100 R was below 60 mA in the 
efficiency range from 0.05 to 0.5 as shown in Fig. 3. This 
ILD~ value is practicable by usmg an actual driver IC, thus 
error-free operation in the PD-DEC is confirmed. 
The LD drive current ILD~ can be reduced by increasing 
the load resistance R because the output level is product 
of ILDI, total efficiency qt, and R. On the other hand, 
increasing the total efficiency vt to 0.3 effectively contributes 
to reducing the power in the lower R region which is suitable 
for high-speed operation. In the case where is higher than 
0.3, the contribution of AI,,, the first term on the right- 
hand side in (5), becomes dominant. Therefore, in adding to 
improving qt, reducing the temperature-dependent deviation 
in the threshold current is also effective in reducing the 
power dissipation. To reduce the A&,, reduction of I t h  is 
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Fig. 4. 
dissipation can be reduced by decreasing I t h .  
Power dissipation of the PD-DEC versus load resistance R. Power 
important. The dependence of the power dissipation of the PD- 
DEC on I t h  which is a dominant factor of A& is shown in 
Fig. 4. The total efficiency nt was 0.1 and the other parameters 
were all the same as those in the analysis in Fig. 3. The power 
dissipation can be reduced to 1/5 by reducing 
From this analysis, it is evident that the PD-DEC, one of 
the simplest configurations based on the excess biaddrive 
operation, can achieve error-free operation in commercially 
available devices. Furthermore, power dissipation of the PD- 
DEC is lower than that of the preamplifier configuration. This 
means the PD-DEC has the advantage of lower power dissipa- 
tion than other optical configurations including compensation 
circuits. 
to 1/10. 
D. Extra Power Dissipation Due to Clock Skew 
Clock skew is a serious problem in cases where the clock 
signal is distributed to each decision circuit. Deviation in 
optical-fiber length causes clock skew. Clock skew reflects 
decreases in the level margin with fluctuations in decision 
timing as shown in Fig. 5. This extra loss a., is introduced 
into the efficiency parameter qt which is rewritten as qt = 
~ ~ , , ~ L D ~ P D .  Fig. 5 shows the relation between a,  and clock 
skew. In optical interconnections, signal distortions caused 
by wavelength dispersion in optical fibers are negligible. 
Therefore, the signal rise and fall times of the PD-DEC do 
not depend on interconnection lengths. They are determined 
solely by the CR time constant of the parasitic capacitance 
CPD and load resistance R. The a, is given by 
at 
CPDR 
a., = 1 - 2exp( -- 4) 
where At is the clock skew. The extra power dissipation due 
to the clock skew of the PD-DEC can be calculated by using 
The extra power dissipation of the PD-DEC related to 
clock skew is shown in Fig. 6. In this figure, clock skew 
is normalized by a clock period Tp of ~ C ~ D R .  The power 
penalty is very small, below 0.5 dB, even with a large clock 
skew of up to 0.5Tp. 
(5 )  to (8). 
Clock Skew : At  
I Decision Timing 
Time 
Fig. 5. Schematic diagram of the attenuation coefficient cyo and clock skew. 
I I 1 I 
0 0.2 0.4 0.6 0.8 1 
A t/Tp 
Fig. 6.  Power penalty of the PD-DEC due to clock skew 
E. Veri$cation of the Model 
To quantitatively verify this model-based analysis, a mixed 
photonic/electronic circuit simulator [26] was used. This sim- 
ulator can simulate the combination optical devices, for exam- 
ple, LD’s, PD’s, and optical fibers with electronic devices. 
Therefore, analysis reflecting device physics, such as the 
relaxation oscillation of the LD, can be performed. The pho- 
tonic/electronic simulator can also perform noise analysis 
in time domain by using transient-noise-current sources. In 
noise analysis, the bit error rate is estimated by calculating 
the distribution of sampled signal levels from simulated eye 
diagrams. 
We spbimulated time-domain response for the PD-DEC 
shown in Fig. l(b) for several values of ILD1 using the 
photonic/electronic simulator. A LD was directly modulated 
by a driver circuit with an NFU pseudo-random bit stream 
of 27 - 1. An attenuated optical signal was received by the 
PD with a parasitic capacitance of 0.1 pF. The photocurrent 
was converted into a voltage signal by a load resistance. 
Simulated incident-light and transmitted-voltage eye diagrams 
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I 1 I 1 I 
Time (200psldiv) 
(a) 
1 t 
for the PD-DEC at 2.5 Gb/s are shown in Fig. 7(a) and 
(b), respectively. In this case, where the transmission bit 
rate is lower than the modulation bandwidth of the LD, 
the influence of the LD relaxation oscillation is negligible. 
Simulated incident-light and transmitted-voltage eye diagrams 
for the PD-DEC at 10 Gb/s are shown in Fig. 8(a) and (b), 
respectively. It is clear that the pattern jitter grows as the 
bit rate approaches the relaxation oscillation frequency of the 
LD. However, the eye is still clearly open for the lO-Gb/s 
signals. 
By using these simulated eye diagrams, the bit error rates of 
the PD-DEC under process deviation, temperature fluctuation, 
noise, and pattern jitters were calculated. Fig. 9 compares the 
results with those obtained by the model-based analysis. For 
2.5 Gb/s signals, there is good agreement, within an 8% error, 
in the power dissipation of transmitters. The slightly higher 
power dissipation calculated by photonic/electronic simulation 
was due to pattern jitters of the LD. The results for 10 Gb/s 
signals show this tendency becomes stronger with increasing 
U 
3 
p. 
C 
c 
m 
c. 
3 
0 
a7 a 
0 > 
c1 - 
Fig. 8. 
stream: 
1 
I I I 1 I 
Time (50 ps/div) 
I 1 I I I 
Time (50 ps/div) 
(b) 
Simulated eye diagrams for 10 Gb/s input useudo random NRZ data 
a) Light input for the PD-DEC, and b)-VoGage signals converted by 
the load resistance R. R = 250 R, CPD = 0.1 pF, Ith(30OC) = 1 mA, 
and T = 80°C are assumed. 
bit rate: the error grows to 15%. In this paper, we assume 
the bandwidth of each device is much wider than the bit rate. 
This simplified model can evaluate system qerformance near 
the performance limits of devices within a 15% error. If the bit 
rate is close to the relaxation oscillation frequency, the power 
penalty due to pattern jitters must be considered. 
IV. COMPARISON BETWEEN OPTICAL 
AND ELECTRICAL INTERCONNECTIONS 
A. Modeling for Electrical Interconnections 
As with optical interconnections, we used our model in 
electrical interconnections. We ignored ECL interface and 
calculated the minimum power dissipation to achieve error- 
free operation. The model and parameters used for electrical 
interconnections with coaxial cable are shown in Fig. 10. 
This model is basicallv the same as the one used for ontical 
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Fig. 9. 
model and photonic/electronic simulator. 
Estimated bit-error-rate performance for the PD-DEC using this 
interconnections. The parameters for distribution and noise are 
the same as those used before. 
Some parameters, however, are different, The temperature 
fluctuation factors were ignored because the temperature fluc- 
tuation is not as large as the threshold current of the LD. The 
matching resistance R, was fixed at 50 R and the return loss 
was considered. The effect of the return loss was represented 
by the reflection coefficient p, assumed to be 0.1. Signal 
distortion due to the skin effect cannot be considered negligible 
in electrical interconnections using coaxial cables, so this was 
also considered in estimating the power dissipation. 
The power dissipation of the driver dominates the total 
power dissipation of the transmitter and receiver shown in 
Fig. 10. Again, we calculate the power dissipation of the driver 
required to achieve error-free operation. 
Signal deviations at the input node of the decision circuit 
g v e 1  and gve0 resulting from all the deviation factors can 
be approximated by a Gaussian distribution and their standard 
deviations are given by 
Driver Coaxial Cable 
Fig. 10. Schematic diagram of electrical interconnections with coaxial cable. 
When the signal deviation is restricted by screening, within IC 
times of each standard deviation, the effective signal amplitude 
VE~R can be represented by 
VE~E 1 ae[{IlRrn(l- P )  - k ~ v e l }  
- {IoRm(1+ P )  + k ~ v e o } ] .  (10) 
The attenuation coefficient ae gives the influence of the 
signal distortion caused by the skin effect and clock skew. 
Contribution of the skin effect will be discussed later. The 
effective signal amplitude must satisfy 
The drive current 11 for coaxial cables can be obtained from 
(9) to (11) as 
V,cn + 2kgrcf 
a e ( l  - - p R,' ) 
+ 
The first term on the right-hand side represents the influence 
of process standard deviations, the second term is the noise 
contribution, and the third term represents the effective sensi- 
tivity of the decision circuit. The power dissipation of electrical 
interconnections is obtained as the product of 11 and the bias 
voltage for driver V&. 
The signal distortion due to the skin effect seriously restricts 
transmission bit rates and interconnection lengths. The penalty 
due to signal distortion gives the attenuation coefficient a,. 
a, means loss in the pulse-response waveform of a coaxial 
cable with fluctuations in decision timing. This waveform can 
be calculated from the transfer function of a coaxial cable 
considering the skin effect [27]. The transmission parameters 
of the transfer function can be determined from catalogued 
data of characteristics of typical coaxial cables. For 3 
mm-diameter cable, a, becomes 6.4 dB for 2 Gb/s and 10 m 
interconnections. 
B. Transmission Bit Rates and Interconnection Lengths 
Where Optical Interconnections are Superior 
The power dissipation of optical and electrical interconnec- 
tions was calculated using the proposed models. The results are 
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lines are calculated by using (13). 
BEIL versus bit rate. Solid lines are calculated by this model. Dotted 
Fig. 11. 
bit rate. The coaxial cable was 3 mm in diameter. 
Power dissipation of optical and electrical interconnections versus 
shown in Fig. 11. An l t h  of 1 mA and CPD of 0.1 pF were 
assumed. Clock skew was ignored because the extra power 
dissipation of the PD-DEC due to clock skew is negligible. 
It can be seen that the power dissipation in electrical 
interconnections is lower than in optical interconnections for 
lower bit rates and shorter interconnection lengths. However, 
electrical interconnections show a drastic increase in power 
due to the skin effect at higher bit rates. Therefore, the power 
dissipation in electrical interconnections becomes larger than 
that in optical interconnections. In this comparison, signal 
rise time does not depend on signal amplitude. However, 
increases in power dissipation in electrical interconnections 
will generally be more significant because the signal slew rate 
degrades with increasing amplitude. 
We define the interconnection length at which optical and 
electrical interconnections have the same power dissipation as 
the break-even interconnection length (BEIL). BEIL versus 
the bit rate is shown in Fig. 12 with solid lines. The power 
dissipation was calculated for a I t h  of 1 mA and CPD of 0.1 
pF. At lengths longer than the BEIL, optical interconnections 
have smaller power dissipation than electrical interconnec- 
tions. In the case of 10 Gb/s signal transmission, optical 
interconnections are superior in terms of power dissipation 
to electrical interconnections, exhibiting a power dissipation 
of about 40 mW at a 7 m length. From Fig. 12, it is found 
that the relation between BEIL and bit rate is approximated by 
BEIL = L,(bit rate)-m (13) 
where m is a fitting parameter and Lo is a BEIL at 1 Gb/s 
transmission. The parameter m has a value of near 0.5 because 
signal loss due to the skin effect has 8 characteristics. In this 
analysis, m had a value of 0.44. Lo depends on diameter of 
coaxial cables, and is 18.3 m for a cable with a diameter of 3 
mm. The dotted lines in Fig. 12 are calculated by using (13). 
They have good agreement with the results of solid lines. 
Practical systems often require multiple fan-idfan-out inter- 
connections. Several unique methods such as WDM transmis- 
sion have been proposed for multiple fan-in/fan-out optical 
interconnections [5]-[7]. In these interconnections, several 
outputs of optical transmitters are multiplexed in one optical 
path then divided into several inputs for optical receivers. 
The model proposed in this paper can be easily extended to 
handle multiple fan-idfan-out interconnections. Power dissi- 
pation of such interconnections (N-fold fan-in and/or fan-out) 
can be estimated by multiplying the power dissipation of a 
transmitter and/or receiver by N because the power penalty 
due to crosstalk and impedance mismatching are negligible 
in optical interconnections. In the case where N-fold fan-out 
in an optical path is required, the power dissipation of the 
transmitter and the receiver can be obtained by replacing the 
total efficiency qt in (4) with qt/N.  
V. CONCLUSION 
We have proposed a novel model considering practical 
operating conditions to analyze the power dissipation related to 
the transmission bit error rate of the interconnection systems. 
We have analyzed the power dissipation for both optical and 
electrical interconnections using the parameters in Table 1. The 
following results were obtained. 
1) The PD-DEC can achieve error-free operation under 
practical operating conditions including process devia- 
tion, temperature fluctuation, and noise. 
2) The PD-DEC is superior in terms of power dissipation 
to the configurations using preamplifier and/or compen- 
sation circuits. 
3) The break-even interconnection length is proportional 
to (bit 
4) The PD-DEC configuration is superior in terms of power 
dissipation to electrical interconnections at 10 Gb/s for 
lengths beyond 7 m. 
5) Power dissipation of the PD-DEC can be reduced to 1/5 
by improving total efficiency up to 0.3 and reducing Ith 
to 1 mA. 
These results are based on simplified cases excluding pattern 
jitters and crosstalk. However, the extra power dissipation 
related to pattern jitters and bandwidth limits of each device 
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will become increasingly important as the bit rate becomes 
higher. The crosstalk will become a serious problem as the 
density of an interconnect array becomes higher. These are 
subjects for further study. 
APPENDIX 
Output levels of the PD-DEC are given as the product of 
each device parameter. Therefore, process-dependent output- 
level deviation is given as the product of each process-standard 
deviation o. Let us consider two parameters, x and y, whose 
distributions are assumed to be Gaussian. The means and 
standard deviations of x and y are defined by x,, yo and oz , 
ov, respectively. In this paper, we approximate the mean and 
standard deviation of a product of z and y as follows 
Mean = x, yo, 
Standard Deviation = {(xooy)z + (yooz)2}1/2 
112 
=.Yo{ (2)”. (2)”) . 
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